

COMBINATIONAL CIRCUITS



COMBINATIONAL LOGIC

- The output of this type of logic is dependent solely on its current inputs.
- When certain input values are set, a combinatorial circuit generates output values corresponding to those input values. When the input of the combinatorial logic are changed, the outputs are changing to reflect the changes in the new input values.
- Previous values of the inputs do not matter, the current outputs depend solely on the current inputs.
- It's assumed that Circuits are without time delay



DESIGN PROCEDURE

- 1. Design a circuit from a specification.
- 2. From the specifications of the circuit, determine the required number of inputs and outputs, and assign a letter symbol to each.
- 3. Derive the truth table that defines the required relation ship between inputs and outputs.
- 4. Obtain the simplified Boolean functions of each outputs as function of the input variables
- 5. Draw logic diagram and verify correctness



HALF ADDER

- Logic gate that perform arithmetic addition for 1-bit
- Two inputs A, B to half-adder. Resultants are Sum(S) and Carry(Cout)
- A wider than 1 bit adder can't use this circuit, because there is no way to input carry information from the previous bits



FULL ADDER

- A full adder is a circuit that computes the sum of three bits and gives a two-bit answer.
- The full adder for a given column adds two bits from the input numbers together with a one-bit carry from the previous column to the right. The adder produces a two-bit answer; one of these bits is used as a carry into the next column.



FULL RODER



• The truth table of the fulladder can be drawn with inputs A,B and Cin with outputs S and Cout.

Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FULL ADDER

• From the truth table we can write the Boolean equation for the S and Cout

$$S = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + ABC_{in}$$
$$C_{out} = \overline{A}BC_{in} + A\overline{B}C_{in} + AB\overline{C}_{in} + ABC_{in}$$

• Simplify using Boolean Algebra and K-map, we get

 $S = A \oplus B \oplus C_{in}$ $C_{out} = (A \oplus B)C_{in} + AB$



7

HALF SUBTRACTOR

- Logic gate that perform arithmetic subtraction for 1-bit
- Two inputs A, B to half-subtractor. Resultants are Difference(D) and Borrow(B)





- A full subtractor is a circuit that computes the difference of three bits and gives a two-bit answer.
- A full subtractor has 3 inputs and 2 outputs
- The truth table of the full- subtractor can be drawn with inputs A,B and C with outputs D and Bout.



Α	В	C	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



• From the truth table we can write the Boolean equation for the D and Bout

 $D = \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C} + ABC$ $B_{out} = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}B\overline{C} + \overline{A}BC + ABC$

• Simplify using Boolean Algebra and K-map, we get

COMBINED HALF ADDER/SUBTRACTOR

- X = Control signal (not involved in arithematic operation)
 - 0-add 1-subtract
- A and B inputs
- S/D and Cout/Bout outputs



	X	Α	В	S/D	Cout/Bo ut
	0	0	0	0	0
X=0 ADD	0	0	1	1	0
	0	1	0	1	0
	0	1	1	0	1
	1	0	0	0	0
X=1	1	0	1	1	1
SUBTRACT	1	1	0	1	0
	1	1	1	0	0

COMBINED HALF ADDER/SUBTRACTOR

 $S / D = \overline{X}\overline{A}B + \overline{X}\overline{A}B + \overline{X}\overline{A}B + X\overline{A}B + X\overline{A}B$ $Cout / Bout = \overline{X}\overline{A}B + X\overline{A}B$

Simplifying,

 $S / D = A \oplus B$ $C_{out} / B_{out} = (A \oplus X)B$





PARALLEL ADDER-4 BIT ADDER

- This circuit is sometimes referred to as a ripple-through adder
- C0 ripples through four two-level logic circuits and hence the sum cannot be completed until eight gate delays
- For this kind of adder, the maximum delay is directly proportional to the number of stages n.



N-BIT RODER

- With the carry input, full adders can be cascaded to produce an n bit adder by connecting output C from one adder to input Cin of the next adder
- Such an adder is called Ripple adder (because the bits ripple through the adder).





M-BIT ADDER AS A PARALLEL SUBTRACTOR







COMBINED N-BIT RODER/SUBTRACTOR



E = 0: 4-bit Adder E = 1: 4-bit Subtractor

OVERFLOW IN TWO'S COMPLEMENT RODITION

- When two values of the same signs are added:
 - Result won't fit in the number of bits provided
 - Result has the opposite sign.



Assumes an N-bit adder, with bit N-1 the MSB

FULL ADDER USING HALF ADDERS





 $S = A \oplus B \oplus C_{in}$ $C_{out} = (A \oplus B)C_{in} + AB$





ENCODERS



- It receives 2ⁿ inputs and outputs a n bit binary value corresponding to the one input that has a value of 1.
- Only one input will be active at a time
- Useful for compressing data
- Can be developed using AND/OR gates
- are used in various components such as keyboards



A X S EUCODER D_{θ} D_2 D_3 D_{1} Х ¥ D٥ ъх Dı 4-to-2 0 0 0 0 0 Encoder D_2 ≻у 1 0 0 0 0 1 D3 · 0 0 1 0 1 0 0 0 0 1

From the truth table, we can express the outputs as:



8 X 3 ENCODER

D_0	D_1	D_2	D ₃	D_4	D_5	D ₆	D ₇	y ₂	y_1	y _c
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	
0	0	0	1	0	0	0	0	0	1	
0	0	0	0	1	0	0	0	1	0	
0	0	0	0	0	1	0	0	1	0	
0	0	0	0	0	0	1	0	1	1	
0	0	0	0	0	0	0	1	1	1	
	0		0	0	0 At a only one	0 any o y e inp	1 one t out lir	1 ime, ne ha	1 is a	-

Vcc

From the truth table, we can express the outputs as: $y_2 = D_4 + D_5 + D_6 + D_7$ $y_1 = D_2 + D_3 + D_6 + D_7$ $y_0 = D_1 + D_3 + D_5 + D_7$ D5 D6 D7 D1 D2 D3 D4 1 Ţ . . <u>Γ</u>Υ2 OY1 Ģ D þ ٥ Þ



- A priority encoder works just a regular encoder, with one exception: whenever one or more input is active, the output is set to correspond to the highest active input
- Assign priorities to the inputs
- When more than one input are asserted, the output generates the code of the input with the highest priority
- For example, in a 4-to-2 encoder, if inputs 0,1 and 3 are active, then the y1 y0 = 1 1 output is set, corresponding to the input 3.



Y X 2 PRIORITY ENCODER

	Inp		Outputs		
\mathbf{D}_3	\mathbf{D}_2	\mathbf{D}_1	\mathbf{D}_0	\mathbf{A}_{1}	\mathbf{A}_{0}
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1



This can be minimised using the K-map as follows:





8-TO-3 PRIORITY ENCODER

- What if more than one input line has a value of 1?
- Ignore "lower priority" inputs.
- Idle indicates that no input is a 1.
- Priority encoders rank inputs and encode the highest priority input



8-TO-3 PRIORITY ENCODER







DECODER



- A decoder accepts a binary value as input and decodes it.
- It has n inputs and 2^n outputs, numbered from 0 to 2^n -1.
- Each output represents one minterm of the inputs
- The output corresponding to the value of the n inputs is activated
- Only one output is a 1 for any given input
- For example, a decoder with three inputs and eight outputs will activate output 6 whenever the input values are 110.



2 X Y DECODER



3 X 8 DECODER

X	у	Z	F ₀	\mathbf{F}_1	\mathbf{F}_2	F ₃	\mathbf{F}_4	\mathbf{F}_{5}	F ₆	\mathbf{F}_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1
		l								





CONSTRUCTING 3 X 8 USING 2 X 4 DECODER





3 TO 8 DECODERS TO MAKE 4 TO 16 DECODER

- Enable ----active high
- In this example, only one decoder can be active at a time.
- x, y, z ----input
- w ----strobe or enable



CONSTRUCTING 4 X 16 USING 2 X 4 DECODER



IMPLEMENTING FUNCTIONS USING DECODERS

- Any n-variable logic function can be implemented using a single n-to-2ⁿ decoder to generate the minterms
 - OR gate forms the sum.
 - The output lines of the decoder corresponding to the minterms of the function are used as inputs to the or gate.
- Any combinational circuit with n inputs and m outputs can be implemented with an n-to-2ⁿ decoder with m OR gates.
- Suitable when a circuit has many outputs, and each output function is expressed with few minterms



IMPLEMENTING FUNCTIONS USING DECODERS

X	У	Z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Example: Full adder

S(x, y, z) = S (1,2,4,7)C(x, y, z) = S (3,5,6,7)





BCD-TO-SEVER-SEGMENT DECODER

- Digital readouts on many digital products often use LED seven-segment displays.
- Each digit is created by lighting the appropriate segments. The segments are labeled a,b,c,d,e,f,g
- The decoder takes a BCD input and outputs the correct code for the sevensegment display.
- Input: A 4-bit binary value that is a BCD coded input.
- Outputs: 7 bits, a through g for each of the segments of the display.
- Operation: Decode the input to activate the correct segments



(a) Segment designation

0 123456789

(b) Numeric designation for display





LISTING THE SEGMENTS





TRUTH TABLE FOR BCD-TO-SEVER-SEGMENT DECODER

	BCD	Input			Sev	ven Se	gmen	t Deco	der	
Α	В	С	D	а	b	C	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
ć	all othe	r input	S	х	х	Х	Х	х	Х	Х

- Fill in don't cares for *undefined* outputs.
 - Leads to a reduced implementation
- For these combinations of *undefined* inputs never to happen, fill '0'

WRITING EQUATIONS AND REDUCTIONS USING K-MAP



MULTIPLEXER

- २
- It is a selector, it chooses one of its data inputs and passes it to the output according to some other selection inputs
- Select an input value with one or more select bits
- Use for transmitting data
- Allows for conditional transfer of data
- Sometimes called a mux
- Consider four binary data inputs as inputs of a multiplexer. Two select signals will determine which of the four inputs will be passed to the output.



4 TO I MULTIPLEXER



Multiplexer schematic representation with active high enable signal

Input 0 \longrightarrow 0 \longrightarrow 1		So	Ε	Output
	x	х	1	Z
Output	t O	0	0	Input 0
Input 2 \longrightarrow 2	0	1	0	Input 1
Input 3 $\longrightarrow {}^{3}S_{1}S_{0}E$	1	0	0	Input 2
	1	1	0	Input 3

Multiplexer schematic representation with active low enable signal





4 TO I ITIULTIPLEXER



 $Y = \overline{S_1} \overline{S_0} D_0 + \overline{S_1} S_0 D_1 + S_1 \overline{S_0} D_2 + S_1 S_0 D_3$

CONSTRUCTION OF 4 TO 1 USING 2 TO 1 MUX

- Multiplexers can be cascaded to select from a large number of inputs
- 4 to 1 multiplexer made of 2 to 1 multiplexers



IMPLEMENTING BOOLEAN FUNCTION WITH MUX

- Connect input variables to select inputs of multiplexer *(n-1 for n variables)*
- Set data inputs to multiplexer equal to values of function for corresponding assignment of select variables
- Using a variable at data inputs reduces size of the multiplexer



IMPLEMENTING A FOUR- INPUT FUNCTION WITH A MULTIPLEXER

А	в	С	D	F	
0	0	0	0	0	E – D
0	0	0	1	1	1 - 0
0	0	1	0	0	E – D
0	0	1	1	1	1 - D
0	1	0	0	1	E – D
0	1	0	1	0	1 <i>-</i> D
0	1	1	0	0	E – 0
0	1	1	1	0	1 = 0
1	0	0	0	0	E – 0
1	0	0	1	0	1 = 0
1	0	1	0	0	E – D
1	0	1	1	1	1 - 0
1	1	0	0	1	E – 1
1	1	0	1	1	. – .
1	1	1	0	1	E – 1
1	1	1	1	1	





- The de-multiplexer performs the inverse function of a multiplexer
- It receives information on one line and transmits its onto one of 2ⁿ possible output lines.
- The selection is by *n* input select lines
- Note that a one to four multiplexer is really a two to four decoder with an additional enable input E which is the input data line.



S ₁	S ₀	\mathbf{D}_0	D ₁	D ₂	D ₃
0	0	Е	0	0	0
0	1	0	Е	0	0
1	0	0	0	Е	0
1	1	0	0	0	Е

 $D_{O} = \overline{\mathbf{S}_{1}} \overline{\mathbf{S}_{O}} E \qquad D_{2} = \mathbf{S}_{1} \overline{\mathbf{S}_{O}} E$ $D_{1} = \overline{\mathbf{S}_{1}} \mathbf{S}_{O} E \qquad D_{3} = \mathbf{S}_{1} \mathbf{S}_{O} E$



COMPARATORS

- RS
- A comparator compares a two n-bit binary values to determine which is greater or if they are equal
- Consider the simple 1-bit comparator to illustrate the design
- It is possible to extend the design for multi-bit numbers



BCD TO EXCESS 3 CODE CONVERTER

- BCD is a code for the decimal digits 0-9
- Excess-3 is also a code for the decimal digits
- Inputs: a BCD input, A,B,C,D with A as the most significant bit and D as the least significant bit.
- Outputs: an Excess-3 output W,X,Y,Z that corresponds to the BCD input.
- Internal operation circuit to do the conversion in combinational logic.
- Excess-3 code is easily formed by adding a binary 3 to the binary or BCD for the digit.
- There are 16 possible inputs for both BCD and Excess-3.
- It can be assumed that only valid BCD inputs will appear so the six combinations not used can be treated as don't cares.



BCD TO EXCESS 3 CODE CONVERTER

Desimal	BCD input				Excess-3 output			
Decimai	Α	В	С	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0



REDUCTION USING K=MAP





 $\mathsf{X} = \overline{\mathsf{B}}\mathsf{C} + \overline{\mathsf{B}}\mathsf{D} + \mathsf{B}\overline{\mathsf{C}}\overline{\mathsf{D}}$







LOGICAL DIAGRAM



EVEN & ODD PARITY GENERATOR FOR 3 BITS



A	В	C	EP (Even Parity)	OP (Odd Parity)
0	0	0	0	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

BCD TO GRRY CONVERTER

Desimal	BCD Input				GRAY Output			
Decimai	Α	В	С	D	W	X	Y	Z
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1
10-15	a	ll othe	er inpu	its	X	X	X	X



WRITING EQUATIONS AND REDUCTIONS USING K=MAP







W = A

 $\mathbf{X} = A + B$

 $\mathbf{Y} = \mathbf{B}\overline{C} + \overline{B}C = B \oplus C$





 $Z = \overline{\mathbf{C}}D + C\overline{D} = C \oplus D$



There are only 10 types of people in the world: Those who understand binary and those who don't.

ULTRA COTTON

